Skip to main content
Scour
Browse
Getting Started
Login
Sign Up
You are offline. Trying to reconnect...
Close
You're currently offline. Some features may not work.
Close
Copied to clipboard
Close
Unable to share or copy to clipboard
Close
⚡ Cache-Aware Algorithms
Memory Hierarchy, Data Locality, Performance Optimization, NUMA
Filter Results
Timeframe
Fresh
Past Hour
Today
This Week
This Month
Feeds to Scour
Subscribed
All
Scoured
83230
posts in
625.7
ms
KV-CoRE: Benchmarking Data-Dependent Low-Rank
Compressibility
of
KV-Caches
in LLMs
arxiv.org
·
1d
💾
Cache Algorithms
Concurrency
Deep Dive: Memory Models, Lock-Free, and
RCU
dev.to
·
3h
·
Discuss:
DEV
🧠
Memory Models
SPPAM
: Signature Pattern Prediction and Access-Map
Prefetcher
arxiv.org
·
2d
🧠
Memory Hierarchy
Continual
learning and the post
monolith
AI era
baseten.co
·
18h
·
Discuss:
Hacker News
🧠
Memory Models
CUDA
Guide:
Workflow
for Performance Tuning
digitalocean.com
·
2d
🧠
Memory Hierarchy
I
struggled
with system design until I learned these 114
concepts
newsletter.systemdesign.one
·
2h
🗄️
Database Engines
Great Power, Great
Latency
: The Spider-Sense of
NUMA
Tuning
mydbanotebook.org
·
2d
🧠
Memory Hierarchy
Designing a
Drift-Resistant
Memory System for LLMs
dev.to
·
20h
·
Discuss:
DEV
🧠
Memory Models
Lessons from
BF-Tree
: Building a
Concurrent
Larger-Than-Memory Index in Rust
zhihanz.github.io
·
2d
·
Discuss:
Hacker News
🧠
Memory Consistency
Understanding LLM Inference
Engines
: Inside
Nano-vLLM
(Part 2)
neutree.ai
·
1d
·
Discuss:
Hacker News
🗺️
Region Inference
Stratum
: Architecting a
Configurable
Cache Simulator with C++ and Racket
thecloudlet.github.io
·
5d
·
Discuss:
Hacker News
⚡
Cache Optimization
Examining
Turbopuffer
ANN v3
terencezl.github.io
·
2d
·
Discuss:
Hacker News
⚡
Tokenizer Optimization
Weeknotes
2026-W06
› Project
Pterodactyl
: incremental architecture
jonmsterling.com
·
1h
·
Discuss:
Hacker News
🔬
Nanopasses
Constrained parallel
tempering
in
traveling-salesman
problems with circular neighborhoods
link.aps.org
·
6h
⏭️
Skip Lists
MicroBlaze
MCS Seven-Segment Counter on
Basys
3 FPGA
hackster.io
·
59m
🤖
Embedded Go
Hello Edge: Keyword
Spotting
on
Microcontrollers
paperium.net
·
20h
·
Discuss:
DEV
🔌
Microcontrollers
How Virtual
Textures
Really Work
shlom.dev
·
1d
·
Discuss:
Hacker News
⚡
Cache Optimization
A memory
fat
with
symbol
value
blegh.hopeisaprison.eu
·
1d
📊
Memory Profilers
ML for Energy-Performance-Aware Scheduling On Heterogeneous
Multicore
Architectures (
Cambridge
)
semiengineering.com
·
4d
🗺️
Region Inference
feldera/feldera
: The
Feldera
Incremental
Computation Engine
github.com
·
6h
🚂
Cranelift IR
Loading...
Loading more...
Page 2 »
Keyboard Shortcuts
Navigation
Next / previous item
j
/
k
Open post
o
or
Enter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
g
h
Interests
g
i
Feeds
g
f
Likes
g
l
History
g
y
Changelog
g
c
Settings
g
s
Browse
g
b
Search
/
Pagination
Next page
n
Previous page
p
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc
Press
?
anytime to show this help